
Atmel LED Drivers-MSL2041/MSL2042
Low-cost, Simple 4-string LED Drivers with External Current Sink
MOSFETs, 5000:1 Dimming Range and Per String PWM Input
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNIT
I2C SWITCHING CHARACTERISTICS
SCL Clock Frequency
STOP to START Condition Bus Free
Time
Repeated START Condition Hold Time
Repeated START Condition Setup Time
STOP Condition Setup Time
SDA Data Hold Time
SDA Data Valid Acknowledge Time
SDA Data Valid Time
SDA Data Set-Up Time
SCL Clock Low Period
SCL Clock High Period
SDA, SCL Fall Time
SDA, SCL Rise Time
SDA, SCL Input Suppression Filter
Period
1/t SCL
t BUF
t HD:STA
t SU:STA
t SU:STOP
t HD:DAT
t VD:ACK
t VD:DAT
t SU:DAT
t LOW
t HIGH
t F
t R
t SP
Bus timeout disabled (Note 1)
(Note 2)
(Note 3)
(Note 4, Note 5)
(Note 6)
0
0.5
0.26
0.26
0.26
5
0.05
0.05
100
0.5
0.26
50
1,000
0.55
0.55
120
120
kHz
μs
μs
μs
μs
ns
μs
μs
ns
μs
μs
ns
ns
ns
Note 1. Minimum SCL clock frequency is limited by the bus timeout feature, which resets the serial bus interface if either SDA or SCL is held low for
t TIMEOUT .
Note 2. t VD:ACK = SCL LOW to SDA (out) LOW acknowledge time.
Note 3. t VD:DAT = minimum SDA output data-valid time following SCL LOW transition.
Note 4. A master device must internally provide an SDA hold time of at least 300ns to ensure an SCL low state.
Note 5. The maximum SDA and SCL rise times is 300ns. The maximum SDA fall time is 250ns. This allows series protection resistors to be
connected between SDA and SCL inputs and the SDA/SCL bus lines without exceeding the maximum allowable rise time.
Note 6. MSL2041/2 includes input filters on SDA and SCL that suppress noise less than 50ns.
Note 7. Parameter is guaranteed by design and not production tested.
Atmel LED Drivers-MSL2041/2042
9